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THE AFFECT OF THERMAL PERFORMANCE ON DEVICE CURRENT 
UTILISATION 
E: V. Y.  Hohrnson 
School of Electronic and Electrical Engineering, 
University of Bath, 
Claverton Down, 
Bath, BA2 7AY 
Abstract - A significant improvement in power-semiconductor- 
device utilisation seems possible if the maximum output current of 
power-stages could be limited by thermal feedback from the power- 
converter. To illustrate the potential utilisation benefit obtained in 
main switching devices, the variation in usable current with 
operating conditions is examined for several devices applied in a 
constant-frequency-PWM VVVF inverter, and operated under 
conditions to keep their junction-temperature constant. 
INTRODUCTION 
Typical errors that exists in heatsink design calculations are often not 
precisely known or empirically tested despite the strong influence 
power-device junction temperature has on failure-rate, and thus 
power electronics system reliability, and the contribution of the 
heatsink assembly to overall system size and weight. The likely 
reasons for this include: the difficulty in accurately predicting or 
even bracketing device power-loss, given the existence of 
production-spread and temperature variation in conduction and 
switching characteristics; the complexity of practical power-loss 
waveforms; the imprecision in estimated thermal impedance and 
resistance seen by power devices distributed on a heatsink; and the 
difficulty in measuring the chip-area-averaged junction-temperature 
of switched power-devices. As a result of such difficulties, the 
safety margins built into power-stage and heatsink designs will often 
be far from optimum. 
Some improvement in verifying the operating junction-temperature 
of devices and achieving tighter designs wilt inevitably result from 
better loss prediction and thermal-design verification as simulation 
tools become more widely tested and developed. However, a 
greater improvement in optimizing device utilisation, and incidentally 
system reliability, seems possible from more sophisticated active 
current-limiting, which limits the maximum output current or power 
of systems to maintain the junction-temperature (or power 
dissipation) ofthe main power-devices below a pre-set level, say 125 
"C, on a pulse-by-pulse basis. The effects of changes in device 
heating and cooling characteristics due to dynamic load changes, 
variation in operating conditions etc. would, thus, be directly 
measured and safeguarded ag$nst, by closed-loop control. 
There would be significant practical difficulties to overcome in 
implementing temperature-regulated active-current-limiting, such as 
obtaining clean, proportional, die-area-averaged, junction- 
temperature feedback signals, or on-line monitoring of converter 
input and output power, without adding significantly to device cost. 
But prior to tackling these, it is necessary to clearly establish the 
incentive for developing such a control scheme by considering the 
potential level of increase in device utilisation. This has been 
investigated, in principle, by notionally applying a range of medium- 
power devices in a constant-frequency PWM three-phase inverter 
application and estimating the maximum usable current that gives a 
specific junction temperature for a range of varying modulating and 
switching frequencies. 
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ESTIMATING DEVICE POWER-LOSS I N  INVERTERS 
Examining device efficiency and current utilisation level in a PWM 
inverter, rather than the more common test set-up of a single-ended 
chopper, involves greater analytical complexity because device 
current and duty-cycle vary sinusoidally, and the variation in all loss 
components with current level must be determined and averaged 
over an output-frequency, fo, period The averaging, however, 
becomes relatively simple with high carrier-frequency ratio, p ,  [i.e p 
or fwlfo 2 101, provided conduction power-loss and switching 
energy-loss equations can be expressed as continuous fknctions of 
current, because discrete-equation averages may then be 
approximated by closed-form continuous-equation averages 
Fig. I Equivalent circuit for power-loss estimation; and P W  
voltage, its fundamental component, and lagging output current. 
The power-loss in each of the bridge-legs of a 3-phase inverter is the 
same, assuming steady-state machine operation, and it is only 
necessary to examine the equivalent circuit for one bridge-leg and 
load-phase shown in Fig.]. Also, the inductive load, i.e. the 
machine-winding, is assumed to draw a pure sinusoidal current since 
the inverter switching period is usually chosen to be far less than the 
winding time-constant to give low current-ripple. 
The calculation of average bridge-leg power-loss in asynchronous 
regular-sampled-PWM inverters has been the subject of previous 
investigations [5-1 I]. Generally, these either involve the numerical 
solution of discrete loss equations [5,11], or the use of approximate 
closed-form solutions to discrete equations [6-lo]. The latter 
method of solution, although inherently less flexible and accurate, 
avoids the need to generate such complex algorithms for numerical 
solution by computer, and has been shown [9] to give surprisingly 
low error for regular-sampled-PWM, provided p is at least 10. 
CONDUCTION POWER- LOSS 
Switch and diode on-state characteristics are approximated here 
using conventional piece-wise linear models [ Eqs.( la) and (lb) ] but 
may be specified as a more precise fimction of current using 
simulated or measured device on-state characteristics, if greater 
accuracy is desired. 
Y&) = V, +i re (la) 
v,(i)=V, +ir, (lb) 
Bridge-leg current at any instant, 6, of the fimdamental output- 
period is given by Eq(2), where 6 = ut and # is the phase 
difference between the load-current and PWM voltage-waveform 
fbndamental [see Fig 21 
I (  8) = io SUI(& 4) (2 )  
Transistor and diode normalised conduction periods at any 6 are 
given by Eqs (3a) and (3b), where M is the modulation index and 
A6 is 2 d p  
AOa = -[1+ Msin @]A8 (3 a) 1 
2 
A@ -1[l-Msm@]AB (3b) 
" - 2  
Therefore, net average conduction power-loss over 2 x  is given by 
EQS (4a) and (4b) 
measurable with high-bandwidth digital oscilloscopes, which 
perform waveform multiplication and integration to give 
instantaneous power and energy change [see Fig.21, and increasingly 
graphs of switching energy versus current are being supplied by 
device manufacturers. Wherever possible, such direct loss 
measurements are used. For those devices for which loss data is 
unavailable, switching energy is estimated from switching time data. 
Turn-off switching enertlv 
Power-device switching performance is often estimated from tum- 
off current fall, tFp However, experimental and published switching 
waveforms generally show that 50% or more of the turn-off loss 
occurs during the voltage rise with high-voltage devices. Therefore, 
if switching crossover time measurements, tcfOfl are unavailable, 
Eq.(To), rather than Eq.(7a), is used for loss estimation. The 0.8 
factor arises due to measurement at 10 or 90% levels. 
,Where switching energy-loss measurements do exist, the relationship 
between WQsw(Qn and switched current at any instant may be 
approximated by Eq.(8) in many cases, where WeR is the turn-off 
energy-loss at a reference current value lQR and n is the gradient of 
the loss graph when plotted on logarithmic axes. 
Approximate closed-form solutions are obtained by assuming 46 
tends to zero and using continuous system averages given by 
Eqs.(Sa) and (5b). 
Loss graphs for many of the devices considered later are plotted 
from published data in Fig.3. Appendix-1, Table-2 gives hrther 
device details. 
These, when solved, give the following diode and switch average 
conduction power-loss equations. 
Although these loss equations do not incorporate the effects of 
third-harmonic addition, which is later assumed to be used, the 
difference in loss may be shown to be small. 
SWITCHING POWER-LOSS ( uliet NT r h i  
Fig. 3 (a) Approximate turn-off energy-hs versus switched-current 
graphsfor various devices ajier parahobc czirvejfii 
With sinusoidally modulated current Wesw.a, at any switching 
instant is given by Eq.(9), and Eq.(lO) gives the total average 
power-loss. The remaining integration in Eq.(lO) cannot be solved 
explicitly and must be approximated by numerical solution. 
(9) 
Fig. 2 Switching waveforms and extractedpower and energy graphs 
Switching loss comprises tum-on and turn-off loss components 
arising from crossover in device current and voltage waveforms 
The heat energy added at each switching interval is now readily 
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The evaluation of average power-loss relies on specifying switching 
energy-loss as a continuous function of current which is then easily 
integrated. It should be noted that the derived loss equations, such 
as Eqs.(8) to (IO), are merely examples, and their form, as well as 
their coefficients, may be adjusted for greater accuracy or new 
devices. 
Turn-on switching e n e m  
The variation in tum-on energy-loss with current, WQswion, may also 
be approximated by Eq.(8). Where directly measured WQbw(on, data 
is unavailable, WQhw(on, may be estimated using diode reverse- 
recovery charge, data. 
With a stiff drive circuit and little series parasitic-inductance, switch 
turn-on waveforms, with current freewheeling in a fast-recovery 
diode, are similar to those in Fig.2, where Qm is assumed to be fdly 
discharged while the switch voltage, vu, is high at approximately, Vs. 
WQswon,(6} may then be estimated from Eq.( 11). 
With modulated current WQbw~on~(6) must be averaged over an 
output frequency period. Recovery di/dt is assumed sufficiently high 
(>400 Np), such that Qm approaches the total stored charge in the 
diode, and is approximately proportional to forward current. Q, is 
then given at any current by Eq.(l2a), where Qm is the recovered 
charge at a reference current l,>+ and, for sine-weighted PWM, 
Eq (12b) gives QRR at each switching instant, 6 
(1 2b) 
Fig. 3 Measured turn-on ener@oss (cont.} fi)r BSM5OGBi001~ 
with loss estimated from Qm (dash) with correction for stray- 
inductance msocinted volt-drop 
A turn-on power-loss graph derived using Eq.( 1 1 )  with a single Qm 
measurement, is overlaid on a cutve fit to manufacturer's WQsH(on, 
data in Fig.3. Compensating for stray inductance in the energy-loss 
calculation is necessary and allows the error to be reduced to =300/0. 
With sinusoidal load-current, PQsw(on, at any switching instant is 
given by Eq.( 13), which gives Eq.(14) when averaged over 2.n: 
When a graph of WQsw(on, measurements is available, and a 
parabolic-curve approximation to it using Eq.( 15) is possible, 
PQy(on, is obtained by averaging Eq.(15) over 277 to give Eq.(16), as 
previously performed for PQw(om. 
Total power-loss 
The total conduction and switching loss produced by a bridgsleg 
switch-diode pair, PeD, may now be calculated by collecting power- 
loss terms as shown in Eq (17) Note, that diode switching loss is 
assumed neghgible, at this pomt, Where parabolic switching-loss 
equations are appropriate, Pe and Pu are given by Eqs (I8a) and 
( 18b) 
1 b D  = 1; + p, = kQrm + PQW,<"#l+ l&,ofj)  + 1'" (17) 
Net inverter power-stage efficiency, qINv is then given by Eq.(19), 
where So is inverter apparent output power. 
so cos @ 'W a So cas (+ 6 PQD 
DERATING POWER DEVICES 
Power devices must be operated below their absolute maximum 
ratings in most applications for an acceptable service life [21, 221. 
Current, vottage and power, or junction-temperature, derating must 
also be performed to allow for production spread in device 
characteristics, tolerance in design calculations, line-voltage surges, 
and cost effective heatsink design. 
Current derating 
The most significant current derating arises from the impracticality 
of maintaining device case temperature, Tc, at 25"C, i.e. the case 
temperature for which rated device-current is often specified, 
hereafter termed Tcs. Power devices are normally operated with 
at 70-80°C at maximum ambient temperature to keep 
heatsmk requirements practical while allowing reasonable device 
utilisation. For case temperatures above 25OC, power-loss must be 
linearly derated from the maximum allowable value at T,, PQs, 
according to Eq.(24), to keep junction temperature, 7;, at or below 
TJcmmj, which is usually 15OOC. 
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A stress-ratio derating is then indirectly applied by reducing 
operating T; below 150°C to give reasonable equipment service life 
A value of TJ=llOoC will be used here as the maximum working 
junction temperature, T;, based on recommendations for non 
hermetically sealed packages [21]. 
TRANSIENT THERMAL 1MPEDANCE CONSIDERATIONS 
From the maximum permissible average device power-loss at 
PQ (IJiwm), the maximum permissible switch current is readily 
obtamed for rectangular current pulses of width tp and duty-cycle 
ratio D from Eq.(25) by solving for f,. 
Modifying Eq.(25) to include diode loss and device-case-to-heatsink 
thermal resistance, R,, across which 5-1OoC may be dropped, thus 
rendering it usable with bridge-leg modules, gives Eq.(26) This is, 
henceforth, used to determine maximum 7, by assuming heatsink 
surface, 7; rather than case, Ti., temperature is limited to 70°C 
Y 
'3 
(8 )  (b) 
Fig. 4 Darlington BJT, MG150A42YKI (a) single-pulse and 
repetitive transient thermaI-impedance characteristics and (b) 
quasi-instantaneous conduction and switching power-loss 
componentsfor 4,=5kHz8 f ,  50Hz and TJ I IOY' 
In "weighted PWM inverters, device quasi-instantaneous power 
pulses, obtained by averaging instantaneous power-loss over each 
f,, switching period, approximate to sine pulses as shown in Figs 4 
and 5 ,  and an equivalent rectangular power-pulse with the same 
amplitude and area may be used to give a conservative estimate of 
heating effect [23, 241 Solving for io that gives TJ=llO"C or any 
other T'' for given f and f values, therefore, proceeds by putting sw total average transistor an1 diode loss, PQ and Pu, expressed in 
terms of io, in Eq (26), and then solvlng for io, assuming Pe 
originates in a rectangular pulse of amplitude nPQ and width and 
duty-cycle t ,  = I/nfo and D = l/n, since a rectangular pulse of such 
dimensions produces the same heating effect as a sine pulse of width 
B 
I/2f0, duty-cycle l h ,  and amplitude nPQ. 
($1 Ih) (Cl 
lLig5 (U) High-speed IGBT: MGISOQZYSI, (b) IGBT; 
RSIMISOGBlOOD and (c) MOSFE, 7; RJIMl YIC yilasr-instantaneous 
conduction and switching power-loss components for fsH,=20rwZ. 
fo-50Hz and 7' - I  I O  'C operation at peak output current. 
EVALUATION OF USABLE DEVICE CURRENT 
The evaluation of usable current is most simply determined by 
calculating device loss and 7; for eachJsw or f o  value over a range 
of operating conditions as inverter I, is increased, as shown in 
Fig 6 and collecting all the values giving the required 7;(,- 
O(mnr) 
Ut-IIUII 
(4 @) Fig. 
6 Darlington MGI50M2YKI 
power-1o.w components and 
ejiciency versus peak inverter output current 
This is exemplified for the Darlington BJT module in Fig.7 where 
io(") variation with fo and f ,  are given. The corresponding net 
inverter efficiency values may be similarly collected and plotted. 
(a) bridge-leg Iransistor and diode 
(h) junction temperature and inverter 
(a) (h) 
Fig. 7 Darlington BJ7: MGISOMZYKI maximum peak usable 
inverter imtpuut cwrent I ,  meT) versus (a) rnverfer ou@t frepency 
fo wifh jSw=5kHz and (6, inverter swituhingfrequency fsw wlth 
f,-SOHz for T J s I I O y I  
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The increase in j with fo, seen in Fig.7a, results from the 
improved filtering effect of package thermal inertia and reduced T' 
ripple. Usable jo(nnr) is at least 50% higher at f o  =50Hz than 
fo=0.5Hz, making adaptable current limiting of considerable benefit 
in VVVF applications to enable full device utilisation. 
The rapid decrease in jW-, withf,, seen in Fig 7b, results from 
increasing switching-loss. A simple relationship between i 0(=) and 
f ,  is not specifiable, even though switching loss varies 
proportionally with frequency, because conduction and switching 
loss vary faster than proportionately with current. Hence j0(-) 
decreases more slowly than in inverse proportion to&,,. 
From Fig.7 it is seen that, for operation at fsw=5Mz and fo=50Hz, 
is limited to 71A for the Darlington BJT. This is confirmed 
by practical experience because the device is recommended for and 
applied in 33kVA, 415V AC inverters 113, 151 with a maximum 
continuous r.m.s. output-current capability of 49SA [i.e. with 110% 
continuous current overload because the nominal rated output is 
45A r.m.s.1, which corresponds to an io,-) of 70A 
Making allowance for production spread in device characteristics 
necessitates further current derating if typical data sheet on-state 
voltage and switching loss coefficient values are initially used. 
Maximum on-state voltage and switching parameters are often 
specified and were used, whenever available, in determining the 
presented device usable current values. 
Generally, typical 125°C conduction and switching loss data is used 
without scaling for device utilisation prediction and comparison at 
1 10°C. Similarly, 125°C freewheel-diode conduction and reverse- 
recovery data is used to considerably simplify the determination of 
- in bridge-leg modules. Precise determination of freewheel- 
diode T; is usually prevented by the absence of any data to calculate 
the switching-loss associated with diode current-fall and voltage- 
rise. Estimation of diode TJ [see Fig.6bl will therefore be low. 
Usable switch current is not only dependent on switching and 
conduction loss, but, also, on allowable TJ stress-factor, device 
package and heatsink thermal performance, production tolerance in 
characteristics, and freewheel-diode reverse-recovery performance. 
The switch-current derating calculation, therefore, cannot be 
reduced to a simple multiplication by a stress-factor, but is obtained 
from a more complex calculation, the aim of which is to find the 
* corresponding to the power-loss giving the derated maximum 
junction temperature. By operating at or below i O(=)' it is unlikely 
that any of the absolute maximum peak, average or r.m.s. device 
currents will exceed the manufacturer recommended derated values; 
but this should be confirmed. 
O ( M )  
roc-., 
IO(", 
IO,", 
VARIATION IN DEVICE UTILISATION 
Maximum usable peak inverter current, j is evaluated for a 
range of 1000-1200V, 150A device technologies, when operated 
with TJ at 1 10°C in a 415V AC off-line inverter. Power loss graphs 
are given in Fig.8 for the devices when operated in an inverter at the 
same, j , ,  and illustrates differences in the levels of conduction and 
switching power-loss and their temperature sensitivity. 
004' 
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GRT 
SWilCHlNCI FRC O"LNCY(UTIXIU sw Tc +! hi. our V L I I H Z J ~ ~  
(a, (b) 
Fig8 Total hay  bridge-leg conduction and switching loss versus 
J& for several IOOOK 150A devices when operated at 20kHz 
CWTPUT REOUtNCY l H z J  
(a) (b) 
t.ig.9 Peak usable haIjkinewave current j verSus inverter outplrt 
frequency fo for devices with Y J  - IIO'C and f, -2OkHz (a) $only 
conduction loss existed (3) with conduction and switching loss 
SWIT~HINL r REO, ~ N C I  [ , j 7 ]  
(a, @ I  
Fig.10 (a) Peak usable half-smewuve current io versus switching 
frequency f, for devices with TJ -=lIOcC and with fo=SOHz (6) 
corresponding inverter efficiency qw versus f,, 
Usable current of switches at hieh freauency 
The variation in usable i and inverter power-stage efficiency, q 
mv with fo and fsw is shown in Figs.9 and 10, and spot values for 
operation at fo=50Hz,fsw=20kHz and T,=l 10°C are given in Table- 
1 .  The low R, of the cascode-switch, lSOA, single-BJT, 
compression-capsule package allows its use at about twice the 
io(,,, of all other devices except the MOSFET switch, irrespective 
O ( m 4  
I 
off, andAyw, as seen in Figs 9a and 10b The high MOSFET io(-,, 
arises despite high power-loss because a lOOOV, 150A switch rating 
is only achievable using five parallel connected 1OOOV, 28A modules 
which gives very low R, and I?,, values [Appendix-1] 
coefficients extracted from data sheets 
Table-] Maximum usable current, j ~ for 
average Awitch power-loss, 
device thermal resistances and effective normalised impedances . 
T, - IlO'C, total 
l'w 
net inverter efficiency, 
The higher io(,,, of the IGBT, BSM150GBlOOD. [Fig.lOa] over 
the high-speed IGBT, MG150Q2YS1, similarly, arises despite lower 
efficiency, illustrated in Fig.8, due to lower H, .The increase in 
with fo, seen in Fig.9, arises because of improved thermal 
filtering and shows that adaptive active-current-limiting would 
optimise device utilisation in VVVF applications, irrespective of 
device type. 
Fig.9a gives usable io(-) assuming all switchmg loss is eliminated, 
and shows that for most devices a factor of three improvement 
appears possible at 20kHi. This is of interest because it gives an 
indication of the potential gain in device utilisation obtainable, in 
principle, using snubber networks or soft switching 
The ordering of devices in Fig.9a is determined by on-state voltage 
and package thermal performance. The higher j O(") is obtained 
with the single stage BJT in the cascode configuration, the low- 
saturation-voltage IGBT has the higher fo,w,a, of all IGBTs, and the 
MOSFET with its high RDs(,,, has a relatively low i O ( m 4  compared 
with the faster IGBTs, despite good package thermal performance, 
because of its significantly higher on-state voltage. 
If f o  is held constant at 50Hz and f,, varied, maximum usable 
current i varies for the devices vanes as shown in Fig.lOa. 
Corresponding qIw graphs are given in Fig. lob. Fig. 10a illustrates 
the penalty associated with high j& inverter operation because, 
except for MOSFETs, the fall off in usable is very rapid with 
increasing&, even for the high-speed IGBT. 
.The main point of this section has been to show the variation of 
usable device current that is possible over a range of operating 
O b "  
conditions in an application. Choice of device, and the optimumATw 
range over which it may be used, is facilitated by comparing i 
o("j 
and v , ~  in the actual application, especially with varying load 
current. Despite the switch-mode operation of power-converters, 
the analysis is simplified when high canier-f?equency ratios are used 
because time-average effects are more easily approximated. 
CONCLUSIONS 
The data presented in Figs.8 to 10 and Table 1 is not meant primarily 
for device comparison, since some aspects of device performance 
are not well specified and variability exists in the way in which 
device performance is specified. The intention has been to 
demonstrate that usable device current varies with modulating signal 
frequency [Fig.9b], switching frequency [Fig. lo], and the level of 
sofi switching employed [c.f. Figs.9a and 9b]. Predicting usable 
current does not only require knowledge of device conduction and 
switching loss but also device thermal conditions, such as thermal 
impedance, equivalent power pulses for steady-state operation, and 
in the case of transient load changes thermal response to power 
waveform transients. With wide variation in power-electronics 
system input andlor output quantities and modulating and switching 
frequency possible [eg. VVVF inverters employing hysteresis current 
control] determining usable current in the presence of tolerance in 
device characteristics and operating conditions is a complex matter. 
Temperature-regulated active current limiting would considerably 
ease this by ensuring that power-stages are always usable up to their 
full capability under transient, as well as steady-state, conditions. 
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SNGLE arr 
DT47 CASCODE 
EMITTER 
MOSFET 
SMP60N06 
BASE LOSS 
MOSFET 
BSM191C 
SERIES DIODE 
BR20035CT 
IGBT 
BSM150GB100D 
MGI 50Q2YS1 
MG150Q2YS1 I 
MGlWN2YS1 
DARLINGTON 
MG150M2YKl 
APPENDIX-1 
1114 0583 3825 1217 7875 I 5x362 800 
/5 
I I I I I 
1154 0814 5033 
Table-2 Device conduct ion and switching loss coefficients extracted from da ta  sheets 
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